

Docket No.: 4006-117 PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

WU, BIING-SENG et al. Confirmation No. 2725

U.S. Patent Application No. 09/826,096 Group Art Unit: 2673

Filed: April 5, 2001 Examiner: Nitin Patel

For: METHOD OF REDUCING FLICKERING AND INHOMOGENEOUS BRIGHTNESS IN

LCD

COMMENTS ON STATEMENT OF REASONS FOR ALLOWANCE

COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria VA 22313-1450

Sir:

The following are comments on the Examiner's statement of reasons for allowance found in the Notice of Allowance mailed November 16, 2006.

The Examiner in the statement of reasons for allowance seemed to inadvertently omit and/or incorrectly identify several aspects of the claimed invention, namely:

A scan line circuit that solves screen flicker, imperfect exposure junctions and inhomogeneous brightness in a TFT-LCD, which includes a plurality of perpendicular scan lines and a plurality of horizontal data lines, each of the scan lines connecting a plurality of pixel TFTs in a row and each of the data lines connecting a plurality of pixel TFTs in a column to form an array of the pixel TFTs, and a drain of the each pixel TFTs connecting a liquid crystal capacitor and a storage capacitor, wherein each of the scan line comprises: gate voltage deformation means for deforming a gate input voltage waveform input from an input terminal of the scan line, the gate voltage deformation means located only between the gate of the first pixel TFT in the row and the input terminal of the scan line, as recited in independent claim 13.

Application No.: 09/826,096

Docket No.: 4006-117

- 2. A scan line circuit that solves screen flicker, imperfect exposure junctions and inhomogeneous brightness in a TFT-LCD, which includes a plurality of perpendicular scan lines and a plurality of horizontal data lines, each of the scan lines connecting a plurality of pixel TFTs in a row and each of the data lines connecting a plurality of pixel TFTs in a column to form an array of the pixel TFTs, and a drain of the each pixel TFTs connecting a liquid crystal capacitor and a storage capacitor, wherein each of the scan line comprises: gate voltage deformation means for generating a deformed gate voltage waveform transmitted to the pixel TFTs connected to the same scan line, the gate voltage deformation means located between the gate of the first pixel TFT in the row and the input terminal of the scan line, as recited in independent claim 18.
- 3. It should be further noted that independent claim 18 does <u>not</u> include "only" in its last paragraph, i.e., independent claim 18 should <u>not</u> be limited to include the feature of claim 13 that "the gate voltage deformation means located <u>only</u> between the gate of the first pixel TFT in the row and the input terminal of the scan line."

Respectfully submitted,

LOWE HAUP JMIAN & BERNER, LLP

Benjamin J. Hauptman Registration No. 29,310

USPTO Customer No. 22429 1700 Diagonal Road, Suite 310 Alexandria, VA 22314 (703) 684-1111 (703) 518-5499 Facsimile Date: January 30, 2007 BJH/KL/cjf